The Osc 2>1sync feature, while entailing a phase reset, can't be used for key-on phase reset, unfortunately. It's a hardwired function (through a VCA for a variable threshold) where Osc 2 resets Osc1 every period - a key-on phase reset would require a different control path in the hardware, where the CPU does the phase reset.